
Sheet: 1 of 15 Title: SYNTHESIS OF VERIFICATION LANGUAGES

Serial No.: 09/880,888 Inventor: KASHAI Yaron, et al

Elaboration



Control flow analysis





Fig. 1


```
Serial No.: 09/880,888
                                      Title: SYNTHESIS OF VERIFICATION LANGUAGES
Inventor: KASHAI Yaron, et al
           L-refto(top unit)
            C = \Phi
            while L!=Φ
              for each reference r in L begin
                   NL - \Phi
                  t + typeof(r)
                  r.target -- makenode(t)
                  C-C+{ constraints of t }
                  for each field f in t begin
                      NL- NL + refto(f)
                      C-apply(C)
                   end
               end
               L+L+NL
                                     Fig. 2
            end
                                    // arbiter client
 struct cl {
                                      // my id
     id
                   :int;
                                      // data - INPUT
     data
                   :int;
                                      // data ready - INPUT
                   :bool;
     !drdy
                                      // transfer request - interface to arb
                   :bool;
     !xreq
                                      // transfer grant - arb sets this
                   :bool;
     !xgrt
     arb
                   :arb;
     keep arb == sys.arb;
 };
 struct arb {
     cls
                   :list of cl;
                                      // data destination
     data
                   :int;
 };
 extend sys {
      cl list
                   :list of cl;
      keep cl_list.size () == 4;
      keep for each in cl list {
            .id == index;
      };
      arb
                   :arb;
      keep arb.cls == cl_list;
 };
```

Sheet: 3 of 15
Title: SYNTHESIS OF VERIFICATION LANGUAGES



Serial No.: 09/880,888


Inventor: KASHAI Yaron, et al



Serial No.: 09/880,888

Inventor: KASHAI Yaron, et al

Sheet: <u>5 of 15</u>



50

51

52

); '> event clk;



Title: SYNTHESIS OF VERIFICATION LANGUAGES


Fig. 6

```
< 1
                                         // arbiter client
      struct cl {
2
           id
                        :int;
                                         // my id
3
                                         // data - INPUT
           data
                        :int;
4
                                          // data ready - INPUT
           !drdy
5
                         :bool;
                                          // transfer request
                         :bool;
6
           !xreq
                                          // transfer grant
7
                         :bool;
          [!xgrt
8
           arb
                        :arb;
9
           keep arb == sys.arb;
10
11
           trans() @sys.clk is (
12
               while TRUE {
13
                    wait true(drdy);
                    xreq = TRUE;
14
15
                    wait true(xgrt);
                    arb.data = data;
16
                    wait cycle;
17
                    xreq = FALSE;
18
                    wait true(not xgrt);
19
20
                    drdy = FALSE;
21
               };
22
           };
23
       };
24
25
       struct arb {
26
           cls
                        :list of cl;
                                         // data destination
27
                        :int;
           data
           switch() @sys.clk is {
28
29
               while TRUE {
30
                    for each in cls {
31
                        if .xreq then {
                             .xgrt = TRUE;
32
                             wait true(not .xreq);
33
34
                             .xgrt = FALSE;
35
                        );
36
                    };
37
                    wait cycle;
38
                };
39
           };
40
       };
41
42
       extend sys {
43
           cl list
                        :list of cl;
44
           keep cl list.size() == 4;
           keep for each in cl list (
45
               .id == index;
46
 47
           };
48
           arb
                         :arb;
 49
           keep arb.cls == cl list;
```

Serial No.: 09/880,888


Inventor: KASHAI Yaron, et al

Sheet: <u>7 of 15</u>



Replacement Sheet

Sheet: 8 of 15



Inventor: KASHAI Yaron, et al




Fig. 8b




Fig. 9

```
for each node n in EG such that n has processes begin
 for each process p in n begin
  for each segment s in p begin
   for each action a in s begin
     for each read expression e in a begin
      t - evaluate( e, context )
      tag t with {n, s, 'read'}
     end
     for each write expression e in a begin
      t - evaluate(e, context)
      tag t with {n, s, 'write'}
     end
   end
  end
 end
end
```


Fig. 10


Serial No.: 09/880,888 Inventor: KASHAI Yaron, et al

```
Peterson's mutex algorithm - simple two agent example
                                                                                                                                                                                                                                                                       The protected data field
                                                                                                                                                                                                                                                          Requestors id,
                                                                                                                                  while (sys.k == id)
                                                                                                                                              wait cycle;
                                                                                                                                                                                              req = FALSE
                                                                                                                                                                                   sys.w = id;
                                                                                                                                                                       wait cycle;
                                                            :bool
                                                                                                                                                                                                                                                                                              :agent;
                                                                                                                                                                                                                                                                                   :agent;
                                                                                                                                                                                                                                                                                                          a0.id
                                                                                                                                                                                                                                                                                                                                 keep al.id
                                                                                                                                                                                                                                                                                                                                             keep al.oa
                                                                                                                       sys.k
                                                                                                                                                                                                                                                                                                                                                          event clk
                                                                                                                                                                                                                                                                     :int;
                                                                                                                                                                                                                                                          :int;
                                                struct agent
                                                                                                                                                                                                                                               extend sys
                                                                                                                                                                                                                                                                                                                      keep
                                                            re
td ao
```



Serial No.: 09/880,888 Inventor: KASHAI Yaron, et al








Serial No.: <u>09/880,888</u>

Inventor: KASHAI Yaron, et al

Sheet: 13 of 15




1

Serial No.: <u>09/880,888</u> Inventor: <u>KASHAI Yaron, et al</u>

```
2
         This is an iterator access to hierarchical arrays
 3
         <'
 4
 5
         struct ball {
                      :uint (bits:3);
             dat
 7
             mat
                      :list of bool;
             keep mat.size() == 2;
 8
 9
        · };
10
         struct box {
11
12
             flag
                      :bool;
                     :list of ball;
13
             bl
             keep bl.size() == 5;
14
15
        . };
16
17
         struct iter type {
18
                      :list of box;
19
              foo() @sys.clk is {
20
                  wait cycle;
                  for each in ar {
 21
                       .flag = TRUE;
 22
 23
                       for each in .bl (
. 24
                           .dat = 2;
 25
                           .mat[1] = FALSE;
 26
                       };
 27
                  };
 28
                  ar[2].bl[3].mat[0] = TRUE;
                  ar[2].bl[sys.ind].mat[0] = TRUE;
 29
 30
              };
        ] } ;
 31
 32
 33
         extend sys {
 34
              event clk;
 35
                       :list of box;
              arr
 36
              keep arr.size() == 4;
 37
              ind
                       :int;
 38
 39
              iter
                      :iter type;
 40
              keep iter.ar == arr;
 41
         };
 42
          '>
 43
```

Fig. 15

Serial No.: 09/880,888 Inventor: KASHAI Yaron, et al Sheet: 15 of 15



Sheet: <u>1 of 6</u>

elaboration

initialization of elaboration breadth-first search

Frontier not empty

application of constraints

elaboration graph creation

unfolding elaboration graph

Up Drawing Sheet: 2 of 6
Title: SYNTHESIS OF VERIFICATION LANGUAGES

control flow analysis

computing the triggering structure for each process

determining guards for each action of each process

creating sequential control flow graph

unrolling loops

segmenting each process

Fig. 1

Up Drawing Sheet: 3 of 6
Title: SYNTHESIS OF VERIFICATION LANGUAGES

Retiming actions within segments


creating an interrelationship between the elaboration graph and the sequential control graph

scheduling execution of output Reporting potential races

Code generation

Fig.1

Figure 8 Part I



O 1 P & C C S APR 2 3 2004

Serial No.: 09/880,888 Inventor: KASHAI Yaron, et al Annotated Marked-Up Drawing

Up Drawing Sheet: 5 of 6
Title: SYNTHESIS OF VERIFICATION LANGUAGES

Figure 8 Part II




Fig. 8b

Serial No.: <u>09/880,888</u> Inventor: KASHAI Yaron, et al

Annotated Marked-Up Drawing Sheet: 6 of 6
Title: SYNTHESIS OF VERIFICATION LANGUAGES

Figure 9: Segmentation of a control flow graph




Fig.9